Internet-Draft SCHC Architecture for Process Stacking a February 2025
Pelov Expires 8 August 2025 [Page]
Workgroup:
Network Working Group
Internet-Draft:
draft-pelov-schc-process-stacking-routing-00
Published:
Intended Status:
Informational
Expires:
Author:
A. Pelov
IMT Atlantique

SCHC Architecture for Process Stacking and Routing in Constrained Networks

Abstract

This document specifies architectural guidelines for dynamically stacking and routing SCHC processes in constrained networks. It details how independent SCHC modules can be composed into processing chains that adapt to PDU attributes. For instance, SCHC Compression may trigger SCHC Fragmentation when the compressed PDU exceeds the L2 MTU, or alternatively, trigger SCHC Aggregation. For traffic that is not delay tolerant, a direct routing from SCHC Compression to SCHC Reliability Fragmentation is provided. Subsequent processing by SCHC FEC Fragmentation modules ensures robust error correction. This modular approach promotes scalability and flexibility within the SCHC framework.

Status of This Memo

This Internet-Draft is submitted in full conformance with the provisions of BCP 78 and BCP 79.

Internet-Drafts are working documents of the Internet Engineering Task Force (IETF). Note that other groups may also distribute working documents as Internet-Drafts. The list of current Internet-Drafts is at https://datatracker.ietf.org/drafts/current/.

Internet-Drafts are draft documents valid for a maximum of six months and may be updated, replaced, or obsoleted by other documents at any time. It is inappropriate to use Internet-Drafts as reference material or to cite them other than as "work in progress."

This Internet-Draft will expire on 8 August 2025.

Table of Contents

1. Introduction

RFC8724 defines the SCHC framework for compressing and fragmenting IPv6/UDP packets in low-power, constrained networks. While the specification addresses individual processes, many deployment scenarios require multiple SCHC processes to be chained based on the properties of the PDU. This document presents architectural guidelines to dynamically stack and route SCHC processes, enabling optimal handling of PDUs through configurable processing chains.

2. Architectural Overview

The proposed architecture is built upon two core principles:

This design ensures that the SCHC framework can be adapted in real time to diverse network conditions and application requirements.

3. Process Stacking and Routing Recommendation

Operators may configure SCHC processes in various sequences. Typical chains include:

4. Schemas

4.1. Process Stacking Overview

       +---------------------+
       | SCHC Compression    |
       +---------------------+
                 |
                 v
         +---------------+
         | Decision Node | <-- Evaluates PDU size, delay tolerance, and aggregation requirement
         +---------------+
             /      |       \
            /       |          \
   (PDU > MTU)  (Aggregation)  (Non-Delay Tolerant)
          /                |                    \
         v                 v                     v
+---------------------+  +------------------+   +--------------------------------+
| SCHC Fragmentation  |  | SCHC Aggregation |   | SCHC Reliability Fragmentation|
+---------------------+  +------------------+   +--------------------------------+
         |                        |                                    |
         v                        v                                    v
+---------------------+   +------------------------------+   +-----------------------------+
| SCHC FEC            |   | SCHC Reliability Fragmentation|   | SCHC FEC Fragmentation      |
| Fragmentation       |   +------------------------------+   +-----------------------------+
+---------------------+              |
                                     v
                          +-----------------------+
                          | SCHC FEC Fragmentation|
                          +-----------------------+
Figure 1: Overview of SCHC Process Stacking and Routing

5. Operational Considerations

The architecture ensures:

6. Security Considerations

The modifications introduced by dynamic process stacking do not alter the fundamental security mechanisms of SCHC as defined in RFC8724. Implementations must protect the metadata exchanged between modules and ensure that the decision logic within the Process Router is resilient against unauthorized manipulation.

7. IANA Considerations

No IANA Considerations.

8. Examples and Use Cases

8.1. Example 1: Compression and Fragmentation

A compressed PDU that exceeds the L2 MTU is routed to SCHC Fragmentation. Each fragment is then processed by SCHC FEC Fragmentation to add error correction, ensuring reliable delivery despite potential losses.

8.2. Example 2: Compression and Aggregation

For scenarios requiring the combination of multiple small PDUs, SCHC Compression is followed by SCHC Aggregation. The aggregated output is then forwarded to SCHC Reliability Fragmentation to provide recovery capabilities, with SCHC FEC Fragmentation applied subsequently.

8.3. Example 3: Direct Path for Non-Delay-Tolerant Traffic

In applications with strict delay constraints, the processing chain is streamlined. After SCHC Compression, the Process Router directs non-delay-tolerant PDUs directly to SCHC Reliability Fragmentation, bypassing the aggregation and conventional fragmentation steps. SCHC FEC Fragmentation is then applied to incorporate error correction with minimal latency overhead.

+---------------------+
| SCHC Compression    |
+---------------------+
           |
           v
+--------------------------------+
| SCHC Reliability Fragmentation |
+--------------------------------+
           |
           v
+-----------------------------+
| SCHC FEC Fragmentation      |
+-----------------------------+
Figure 2: Direct Routing for Non-Delay-Tolerant Traffic

9. Normative References

[RFC8724]
Minaburo, A., Toutain, L., Gomez, C., Barthel, D., and JC. Zuniga, "SCHC: Generic Framework for Static Context Header Compression and Fragmentation", RFC 8724, DOI 10.17487/RFC8724, , <https://www.rfc-editor.org/info/rfc8724>.

Author's Address

Alexander Pelov
IMT Atlantique
2bis rue de la Chataigneraie
35536 Cesson-Sévigné
France